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Abstract
The semiconductor market was valued at over $270 billion in 2007, with
projections to continue steady growth [7]. Any manufacturing process of this volume is
tightly controlled to ensure high efficiency, and improvements are readily sought after.
Despite semiconductor fabrication process advancements allowing circuits to contain
larger numbers of transistors in smaller package sizes, there has not been any significant
change in the way these circuits interface with test systems before packaging. This
limitation causes the area overhead occupied by circuit contacts, known as bond pads, to
become increasingly costly. To amend the situation, VLSI designers have attempted to
reduce bond pads size and pitch as much as possible while retaining reliable probing
accuracy [15].
Currently, there is no standard solution to assess the accuracy of probe stations inline with wafer testing. As such, a balance must be struck between overhead cost of large
bond pads and operational cost spent analyzing probe performance off-line. A feedback
loop on probe card performance during wafer fabrication sort could allow plants to
recalibrate probe cards before a yield drop is detected, thus improving yield and saving
operational costs [26].
This thesis demonstrates a proof of concept design that offers a viable solution to
perform probe metrology in-line with wafer-level circuit testing. A versatile circuit was
designed and laid out that promises fine accuracy resolution of 3.21 µm, and fast test time
of 1.25 ms per probe.
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Glossary
Bond Pad

The metal areas on the integrated circuit used for
electrical interfacing that the probes contact for testing.

Contact Resistance

The resistance that occurs at the junction between the
probe tip and the device contact surface metallization.

Die

Small block of semiconducting material, on which a
given functional circuit is fabricated. Plural: dice

Foundry

A business that operates a semiconductor fabrication
plant for the purpose of fabricating the designs of other
companies.

Glassivation

Passivation using silicon dioxide (glass) as the coating.

Micron

Synonymous with micrometer (µm), one millionth of a
meter.

Overdrive or Overtravel

Z-axis (vertical) distance measurement calculated from
the first contact point of the probe to the device surface.
As overdrive is applied to the device with a probe card,
flexure of the probe tip causes a scrub mark.

Packaging

A post-fabrication step in which individual dice are
placed in a casing that provides protection and pin
breakout for final product interfacing.

Passivation

A protective coating placed on a wafer surface.
Sometimes called glassivation.

Planarization

The ideal probing operation would result in simultaneous
contact of all test pads on each and every device across
the substrate. This defines a correctly planarized system.

Scrub Mark

Mark on the contact surface created by scrubbing action
as the probe tip moves across the device metallization
when overdrive is applied.

Touchdown

A single instance in which a probe card makes contact
with a wafer.

Wafer

A thin disk of semiconducting material (usually silicon)
on which many separate circuits can be fabricated and
then cut into individual ICs. Also called a slice.
xi

Wafer Sort

The process after wafer fabrication during which the
electrical parameters of integrated circuits are tested for
functionality.
[30]
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Chapter 1

Introduction

This chapter presents an introductory into the problem addressed, and the
motivation for this work. It contains a total of three sub-chapters. The first presents the
industry-inspired motivation for the work performed. The second goes into detail on the
current industry-standard probe technologies.

The third section describes current

challenges faced with industrial probe cards and probe stations.

1.1. Motivation for This Work
Yield loss is a major issue for semiconductor manufacturers; low yields are
directly reflected in earnings due to substantial production overheads.

As a result,

foundries have continual efforts to improve yield, and such efforts have even given rise to
consortiums with that intent. As bond pads are becoming a driving factor in circuit die
area consumption, IC designers have used the smallest bond pad sizes possible that their
probing technology will still accurately contact [27]. If bond pad size reduction does not
impact yield, this is a desirable technique since smaller dice allows for more dice per
wafer. A greater number of dice represents a larger volume of product for sale. The
problem with this technique is that there are tight mechanical limitations to probing
technologies, and these limitations are being pushed further by each new fabrication
process generation [18].

1.2. Probe Background and Terminology
When an integrated circuit is fabricated on a silicon wafer, small squares of metal
called bond pads are also designed which are the means by which the circuit interfaces
1

with external systems. The primary requirement for a bond pad is to have a large contact
region in the top-layer metal mask and an opening in the glassivation. An example bond
pad is shown in Figure 1-1. Note that the size of the bond pad is actually larger than the
glassivation opening, making the effective bond pad area even smaller than the size on
the mask layer. The area outside of the bond pad is known as the field, which may
contain other top-layer metal mask structures in addition to bond pads and I/O buses.

Figure 1-1: Bond Pad, Displaying Glassivation Overlap

A foundry ideally will only ship known-good dies (KGD), which means that all
dies have passed functional and parametric testing prior to shipment [21]. Verification is
performed using a probe station with a probe card mated to the circuit’s pad frame. A
modern probe card assembly must be able to accurately connect with the bond pad frame,
offer reasonable durability (usually on the order of thousands of touch downs), provide
low contact resistance, and allow for high pin counts.

These factors influence

manufacturing costs through loss of product, testing overhead, and test reliability.
2

Several different types of probe cards exist, each with their own benefits. The
two major types used currently are cantilever and vertical probe cards, which use very
different designs and will be detailed in sections 1.2.2 through 1.2.4. Regardless of the
type of probe card, contacts (hereafter referred to as ‘probe needles’) must be aligned in
all three spatial dimensions. In addition to spatial alignment, a probe needle must also
successfully penetrate the oxidation layer and any other barriers in order to create a good
electrical connection with the bond pad [30]. Misalignment during probing as well as
wire bonding can result in functionally-correct circuits being discarded, thus reducing
production yield and profitability [4] [24] [25].

1.2.1 Bond Pads and Wafer Real-Estate
In VLSI design for fabrication, the design of bond pads is a relatively constant
component. Even in processes with scalable lambda-based design rules, bond pads must
be carefully controlled such that the dimensions are appropriate for the probe and wire
bonding mechanisms to make appropriate contact. Bond pads are also a controlled
feature because their design can impose electrical limitations on I/O bit rates in highspeed circuits [9] [17]. Figure 1-2 shows the variation in bond pad size in both the x and
y dimensions over time, along with the corresponding standard process nodes [27]. Note
the difference between change of bond pad size in the x and y dimensions. The reason
for this will be discussed later, in section 1.2.2.

The convergence of the x and y

dimensions in 2007 is a result of mainstream adoption of a new technology called vertical
probing, which will be explained in section 1.2.3.

3

Figure 1-2: Change in Bond Pad and Feature Sizes Over Time

At a glance, the rate of change in bond pad size appears to be keeping relatively
in-line with the process size change. However, the complexity of circuits has varied
inversely with process size, meaning the number of transistors has increased
dramatically. As a result, the number of contacts has grown likewise. Today’s most
complex circuits require packages with as many as 5,000 pins and many more probe
contacts for pre-ship testing. Figure 1-3 shows the variation in probe contact count over
time [11]. This is what causes the major constraint on bond pad size. In order for the
percent area overhead caused by bond pads to remain constant through new generations,
the bond pad size would have to shrink at a rate greater than the rate at which the process
scales due to the increase in pad count [3].

4

Figure 1-3: Change in Bond Pad Count Over Time

To keep up with this increase in real-estate consumption by bond pads, many
foundries push the limits of probing technologies as much as possible. This has given
rise to new advances in probe technology, as well as the emergence of the probe
metrology market to answer the demand for better process control.

1.2.2 Cantilever Probe Cards
Cantilever probe cards are the most common type [3], and use an array of needles
with the open end to make electrical contact with bond pads. A cross section view of a
cantilever probe card is illustrated in Figure 1-4.

5

Figure 1-4: Cantilever probe card, cross section [30]

Cantilever probe cards using needles are advantageous in that they are
application-specific and usually configured in-house. Once a pad frame is provided, an
engineer will place each needle individually in the desired location. Once all needles are
in place, an epoxy ring is formed to keep the wires in a fixed position. This can be an
extremely time-consuming task, especially when needle counts are in the thousands, with
multiple layers [28].

6

Figure 1-5: Blade Probe Card Assembly [14]

Another type of probe cards, called blade cards, can be placed in the cantilever
category. An example of a blade probe card is shown in Figure 1-5. These cards do not
use an epoxy ring, but instead each needle is replaced with a very thin ‘blade’ made of
metal or ceramic. The blades are rigid, but have similar flexing characteristics to that of
cantilever probes near the tip and beam. When a blade card is being set up, blades are
placed in a housing that contains contact surfaces. Blade cards are not as versatile as
traditional cantilever cards using needles, since the card itself has a fixed pattern of slots
for blades to fill. However this has the benefit of far less time required for probe card
assembly and repair. Since the general characteristics of needle and blade cantilever
cards are relatively similar, they will hereafter be referred to as one and the same.
Probe needles are relatively lengthy, and will flex when pressure is applied to the
tip. In the cantilever system, this is a desired feature as it allows for more tolerance to
angular mismatches between the plane formed by the needle tips and the wafer (known as

7

planarization or planarity).

Typically, a probe operator will lower the probe card

assembly such that the needles apply a pre-determined amount of force to the wafer. This
force, measured in grams, must be high enough to offer low contact resistance but also
low enough to prevent excessive scrubbing (more on scrubbing later) as well as damage
to the bond pad material [2] [8] [30]. It is imperative that bond pads that will later be
attached during the wire bonding process are minimally damaged in order to improve
likelihood of packaging success [19]. Excessive force is also problematic as it can cause
crack failures in layers beneath the surface, a failure mode most commonly exhibited by
dielectric layers [20].
As shown in Figure 1-6, contact resistance decreases as contact pressure
increases, exhibiting an exponential relationship. The resistance quickly decreases as the
probe needle makes more contact with sub-surface bond pad metal, and levels off as the
normal resistance of the two metals is approached. What is not shown in this trend is the
point at which the applied pressure begins to damage the wafer. This amount of pressure
depends on the materials used for the top layers on the wafer as well as the shape and
material of the probe needle. It is necessary for a prober to maintain stable contact
resistance in order to facilitate high yields [5].
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Figure 1-6: Relationship Between Contact Resistance and Contact Pressure [30]

Probe contact pressure is not usually measured directly, but approximated based
on a metric known as overdrive. Overdrive, contact pressure, and scrub length are all
directly related and should be kept at minimal values that still allow reliable contact.
There is typically a 10:1 ratio between overdrive and forward scrub length. Figure 1-7
shows the geometry of a standard probe needle, which begins to change from the moment
contact is made, as shown in Figure 1-8. Because cantilever needles have very little
dynamic variation in the x direction, it is common practice to reduce bond pad size by
designing pads that have a very tight pitch (therefore small x dimension) and a larger
height (y dimension) to support room for scrubbing.

Figure 1-7: Probe Physical Dynamics [30]
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Figure 1-8: Probe With Contact Pressure Applied and Resulting Scrub [30]

Probe needles are designed to be resilient enough to offer sufficient overdrive
capability and still return to their original geometries once the probe card is retracted.
However, old or damaged probe needles may have different pre- and post-contact
geometries when compared to new needles. It is also important that probe needle tips are
cleaned regularly to remove contaminants from the surface (increasingly important for
needles with concave as opposed to flat tips), but cleaning is also a potential source of
alignment problems [3] [18] [21] [30].
Although cantilever probe cards have been the most popular probing mechanism
for many years, they are becoming more difficult to use with modern configurations due
to some of the inherent physical limitations. It is inevitable that overdrive must be
applied to the probe card to ensure that all needles make contact with the wafer surface,
causing the needles with the lowest vertical alignment to scrub the most. As a rule of
thumb, probe tip diameter should be no larger than one half the bond pad size (in the
scrubbed direction). With modern bond pads as small as 30 µm, probe needles with a
25.4 µm diameter are impractical. Usually 4 to 5 mils of overdrive is the default for
wafer probing, which translates to a scrub length as high as 0.5 mils (12.5 µm), pushing

10

the tip far off the bond pad. This problem has led to much engineering effort towards
vertical probing systems [30].
While

some

vendors,

such

as

AMD,

have

switched

to

completely

vertical/membrane cards, cantilever cards are still used in majority. However, vertical
cards have taken a huge portion of the market in a very short amount of time due to the
fact that they offer substantial benefits [32]. Table 1-1 gives a breakdown of types of
probe cards used for several different major semiconductor manufacturers.
Semiconductor Manufacturer
Freescale
IBM
Texas Instruments
AMD
Philips
Qimonda

Cantilever Cards
60%
51%
91%
0%
88%
13%

Vertical/Membrane Cards
40%
49%
9%
100%
12%
87%

Table 1-1: Probe Card Technology by Manufacturer [3]

1.2.3 Vertical Probe Cards
The long scrub limitation suffered by cantilever probe cards has been corrected by
use of

‘vertical’ probe cards.

These cards do not rely on scrubbing to correct

planarization inconsistency, and thus reduce scrub length significantly. One example of a
vertical probe card is Cascade Microtech’s line of Pyramid probe cards. With these
cards, contact is made using an array of metal knobs protruding from a flat membrane
layer. This design also inherently corrects problems where needles become relatively
misaligned, as all probe tips are permanently fastened to the membrane layer. Figure 1-9
shows a microscopic view of the probe tips of a Pyramid probe card. Note that the
contact surface is only 12 µm x 12 µm, significantly smaller than the smallest of
cantilever tips [23]. The probe tips are much more rigid than probe needles and less
11

prone to bending, but this design comes with caveats not found in the cantilever probing
method. A damaged or worn probe tip can be much more troublesome and expensive,
since virtually any problem with the probing surface must be corrected by Cascade
engineers. Though Cascade assures that the cards are durable and resilient, a slight
overdrive or alignment error by a test engineer could render a probe card useless.

Figure 1-9: Pyramid probe card probe tips [23]

Since vertical probe cards do not (in general) have needle flexure offered by
cantilever cards as a means for planarity correction, the need for control in planarity
increases greatly to prevent pad and probe damage. A poorly planarized vertical probe
card would likely flatten probe tips and possibly punch through bond pads before all
probes are able to make contact with their respective bond pad.
Since Pyramid probe cards are custom-made, they are much more expensive (in
terms of material costs) than cantilever probe cards [3]. However, this has the additional
bonus of saving engineers from painstaking hours of preparing and adjusting the epoxy
ring for a new bond pad layout (therefore the material costs may be made up by saving
man hours).
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The caveats found in other vertical probe technologies are similar to those found
with Pyramid cards. There is not yet, nor will there likely ever be, a dense vertical probe
technology that is also reconfigurable as cantilever probe cards are. Some vertical probe
technologies, like Kulicke & Soffa Cobra cards, also feature the ability for on-line
automated cleaning procedures [10].

1.2.4 Hybrid and MEMS Probe Cards
A third category of probe cards uses some combination of cantilever and vertical
probe technologies. They usually more closely resemble vertical probe cards, but have
some form of force absorption mechanism. Force absorption is an ideal characteristic as
it corrects some small amount of planarity misalignment. In addition they generally
strive to achieve the low scrub length of vertical probe cards.
An example of this type of design is shown in Figure 1-10, which is essentially a
cantilever probe card with a guide plate on the probe tips. The probe needles are allowed
to flex only vertically (minimal scrub). The same needle design is used for a contact
means, with the needle passing through a hole in a guide plate before the tip is exposed.

Figure 1-10: Hybrid Cantilever Probe Card [27]
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The most common type of hybrid probe cards uses some form of spring
mechanism to absorb overdrive force. The probe design shown in Figure 1-11 uses the
same guide plate technique employed in the previous example, but employs the use of
micro-springs within the plate.

Figure 1-11: Spring Probe with Guide Plates [27]

Micro-electro-mechanical systems (MEMS)-based probe cards are becoming
more prevalent because they tend to allow for higher probe densities than the previous
hybrid techniques. However, they are also the most complex and expensive. Many
different MEMS probe designs exist, all using a formed wire bonded to a substrate. The
biggest variable between the designs is the tip geometry and the spring mechanism. An
example of a MEMS probe design is shown in Figure 1-12.

14

Figure 1-12: MEMS Spring Probes [27]

As with vertical probe cards, hybrid and MEMS designs require custom design to
support any change in pad frame. Likewise, any damage to the probe card is significantly
more costly and damage is more likely to require a complete probe card replacement. It
is a common complaint from industrial fabrication plants that these types of probe cards
are more sensitive than is desirable [3].

1.3. Probe Card Challenges
Current probe card technologies create many challenges in addition to requiring
large bond pad sizes, and can present a limiting factor in circuit fabrication. Each
touchdown damages bond pads. Significant damage can cause problems during wire
bonding, rendering a die useless [27]. Likewise, each touchdown causes damage to the
probe needle. This can go beyond typical wear-and-tear to include issues such as bent
probes, melted probes, and damaged probe dies [3]. Excessive overdrive can also cause
the probe needle to actually penetrate the bonding surface and damage the device
underneath [30].

15

Repeated touchdowns also result in wear away the material on probe tips, which
(depending on the shape of the tip) can increase the tip diameter. Increased diameter is
often used as a metric to trigger reshape/rebuild of a probe card [3].
It is common to test circuits at varying temperatures (including extremes of -40º
to 150º C) to determine the environments the die can withstand. This has been an issue
with nearly all probe cards, as they have a tendency to be inconsistent outside of ambient
temperature [3] [27] [30].
Despite the massive number of probes already included in modern probe cards,
there is still a strong demand for more probes to handle the complexity of ‘System on a
Chip’ (SoC) devices [27]. Such circuits include a number of devices on a single circuit,
each having their own large set of probe contacts.
Modern probers are very advanced systems and perform a variety of automated
operations. The electroglas 4090µ+, for example, boasts the ability to automatically align
the probe cards with wafers without operator intervention [12]. The problem with these
automated systems is that they are heavily dependent on the probe card and probe tips.
Fabrication plants find that these types of automated systems become significantly less
valuable when they do not support the latest probe cards and tips.
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Chapter 2

Literature Review

This chapter includes background research performed on the topic of probe
metrology. The first section discusses information provided by probe card analyzers,
while the second describes existing solutions used to obtain probe metrology readings as
well as the implications of each. A third section is included to propose an improvement
to wafer test flow through the addition of in-line metrology.

2.1. Importance of Probe Metrology
In response to the high complexity of probe technologies, their sensitivity, and the
inherent performance degradation over time without maintenance, a relatively new
market has grown to automate the process of probe card assessment.

Probe card

analyzers are nearly as complex as the probe cards they test, with several different
technique employed.
A probe card analyzer is usually used in response to the detection of a potential
probe card failure as a means to perform damage assessment and recovery resolution.
The most commonly desired metrics for a probe card analyzer to report include [33]:
•

Positional accuracy (x, y, z)

•

Planarity

•

Probe tip diameter

•

Scrub length

•

Tip damage analysis

This information is collected on a per-contact basis, which can then be aggregated to
higher levels to predict things like rotational misalignment or regional failures (e.g. high
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tendencies to misalign in certain regions of the wafer). A probe engineer can use this
information to verify a probe card for use in manufacturing flow, or to diagnose and
resolve problems with a probe card. Typical problem resolutions include:
•

Probe realignment

•

Probe replacement

•

Probe tip cleaning/reshaping

•

Planarity adjustment

•

Chuck adjustment

In probe cards with thousands of contacts, a quality automated metrology system is an
invaluable time saver, especially in situations where a simple adjustment (such as on the
chuck) can affect the alignment of a large number of probes in seemingly sporadic
patterns [25].

2.2. Current Metrology Techniques
Probe card metrology is almost universally used in response to failure detection,
usually a drop in yield on a per-prober basis [3]. This is illustrated in Figure 2-1, with
manual steps visually represented in contrast to automated steps.
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Figure 2-1: Probe Cards in Typical Semiconductor Manufacturing Flow [3]

The process monitor stage performs failure detection. This system is in-house
developed by the manufacturer, and is a set of custom applications that tracks failures,
yield rates, and updates statistics for the probe card in use.

The process monitor

automatically triggers in-line probe cleaning on fixed intervals (industry trend is about
every 150 touchdowns [3]) as well as upon detection of the need for cleaning. On-line
cleaning is manual and is performed periodically in place of in-line cleaning. The most
manually intensive step in this process (for the manufacturer) is the repairs. Any fault
detection causes a probe card to be sent to the ‘Probe Card Operations Group’, who are
responsible for either restoring the probe card to proper working order or send it to the
vendor for repair/replacement. This group must perform metrology analysis on new
probe cards and cards removed from the sort until they are found to meet pre-determined
quality factors.
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2.2.1 Manual Inspection
Manual effort is removed from the flow as much as possible in the interest of
efficiency. However, there are always instances in which probe card analyzers do not
provide sufficient information and a probe engineer has to inspect the probe card in
different ways. Probe cards are also sent for manual inspection in instances where a
probe card analyzer has detected a problem repeatedly with a specific card [3].
Manual inspection usually begins with optical inspection of the probe needles,
probe buses/wire traces, and scrub marks. A majority of failures found here include
particle contamination, bent tips, burned tips, and missing tips. If no root cause of the
failure is determined, electrical inspection is performed. This phase can be more time
consuming, as temperature and load may need to be considered. If the issue is still not
found at this level, the problem is escalated to the probe card vendor [3].

2.2.2 Digital Imaging Systems
Commercial probe card analyzers employ imaging systems as the primary means
of information gathering. Many also use special wafers with test circuits to analyze
timing and electrical characteristics of the probe card. In the interest of this thesis topic,
accuracy assessment will be focused on. Ideally a prober would be capable of reporting
the accuracy of each tip at any given time during the probing process, but due to physical
and time constraints this is not currently possible. Even the fastest current automated
systems require minutes to measure a few thousand probe tips. Qimonda reported that
the high-end analyzers they use take approximately 27 minutes to analyze 200,000 probe
tips [3].
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Two techniques are primarily employed by imaging metrology systems to obtain
location information: scrub mark analysis and analysis of bottom-up images through a
transparent substrate. Both techniques make use of fiducial marks as a reference point.
Fiducial marks are metal structures in field oxide that aid in axial alignment, a few
examples are shown in Figure 2-2.

Figure 2-2: Example Fiducial Marks [18]

Scrub marks can offer very useful information about the probe needle touchdown,
and have been a primary method of probe card metrology since such systems were first
used [6]. An example of scrub marks on a bond pad is shown in Figure 2-3.

Figure 2-3: Scrub Marks Left by Probe Needles [30]

Analysis of scrub marks can yield information such as x-y alignment, scrub
length, and planarity. Measurement of planarity is indirect and less accurate than some
other methods, but can be estimated since scrub length is a function of overdrive (see
section 1.2.2). The SerTek ST2000 uses this method and offers an x-y position accuracy
of 5.0 µm [1].
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Some new probe card analyzers, such as the Rudolph Technologies ProbeWoRx
300, abandon the wafer for probe card analysis and use a specially manufactured
substrate to aid in metrology [22]. Fiducial marks are used as with other systems,
however in this case they are embedded in the clear substrate (see Figure 2-4) [33]. This
technique has some potential inaccuracies due to differences in friction and substrate
response between the test and live environments [3].

Figure 2-4: Rudolph Technologies Metrology System [16]

Using this arrangement, the bottom-up system is capable of analyzing probe tip
location in all three dimensions with very high accuracy. The Rudolph Technologies
system boasts high-speed tests, analyzing approximately 1,000 probe tips per minute.
This system also offers the benefit of reducing probe wear since only a single touchdown
is required [33]. It is worth noting that if the wafers were transparent, this technique
could be used for in-line metrology.

However, this is not true with current wafer

materials.
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At first release, the ProbeWoRx system boasted industry-leading analysis times,
as shown in Table 2-1. Given that it uses an imaging system, information about the tip
shape must be included in the analysis program. As such, and as shown in the test times,
some tip shapes can require longer analysis (particularly microspring tips in this case).
Probe Tip

Total
Probes
Vertical
2596
Microspring 6720
Cantilever
4480

Array Size
(mm)
42 x 61
98 x 91
111 x 45

Total
DUTs
64
194
64

Test Time
(minutes)
6
22
7

Table 2-1: Rudolph Technologies ProbeWoRx 300 Analysis Times [13]

Though scrub mark and bottom-up imaging systems offer some great advantages,
they all lack several important features. A major drawback of them all is the requirement
of analysis outside of the actual probing environment. This means that it is infeasible to
test probe accuracy in-line with regular circuit tests, since the probe card must be moved
to a different machine for testing. The bottom-up technique has the additional drawback
of not actually being able to report a successful electrical connection between the bond
pad and probe needle. This also rules out any possibility additional probing metrics such
as contact resistance.

2.2.3 Challenges with Current Metrology
The Southwest Test Workshop meets yearly to allow semiconductor companies to
trade ideas and findings in the field of wafer testing. In 2006, there was a focus area on
metrology equipment, in which many prominent semiconductor fabrication companies
participated.

Among the topics discussed were problems they were all facing with

current metrology equipment [3].
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Freescale Semiconductor noted issues with performing repairs and probe analysis
on cantilever probe cards with pitches of less than 60 µm and multi-level configurations
when high pin counts are used. Repairs on these cards can take 2-4 weeks, and in some
cases result in card replacement rather than investing in the extensive repair time. In
addition, they noted that there is still the need to perform some manual check in order to
verify all pins on wirebond. Once again, this can become very costly in high pin count
configurations. With regards to probing, they experience issues because of the need to
use small needle diameters with such high pin counts.
A representative from Intel Corporation was concerned with the safety and
ergonomics with existing systems, particularly as a result of the fact that tooling is very
heavy and the uncomfortable positions that operators must ensure during extended use.
With regards to functionality of the equipment, the high sensitivity of the systems has
been an issue, spurring frequent need for repair. They also have a desire for metrology
systems to automate probe calibration and improve decision-making (resolutions for
detected misalignments). With the volume of their wafer sort, they also face issues in
dealing with the massive volume of sort data obtained from wafer testing and probe
analysis. To improve this situation, more automation is desired to aid techs in problem
resolution.
IBM, Micron, Texas Instruments, and AMD also included their concerns, which
in general dealt with high cost, usability, and performance of their metrology systems. A
common issue involved problems dealing with probe damage (alignment, bending,
melting tips, damaged dies). IBM in particular was lacking in their need for a per-pin
analyzer for their currently used vertical membrane probe cards.
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Nearly all manufacturers cited problems in dealing with high pin counts.
Problems arise here in dealing with the probe card – repairs, calibration, high costs (often
in excess of $100,000 per card), and decreased product life. This also becomes an issue
with metrology systems due to slow evaluation times, and frequent needs to retest
because of failure to detect a pin. Metrology systems also have a poor history of keeping
up-to-date with the latest probe technology, particularly with probe tip shape.

The

software used to analyze probe location must be aware of the tip shape in order to
function properly, meaning that existing systems require software updates to include
information about new tip shapes.
A final resounding issue found was a poor correlation between placement metrics
at the prober (on-line) and the metrology system (off-line) [3] [27]. This is an inherent
issue that arises due to the change in environment (transport, temperature, system
attachment).

2.2.4 Closed-Loop Probe Card Modeling
At the Southwest Test Workshop in 2007, a presentation was given proposing
adding a feedback loop that would incorporate sort floor data to improve probe card
performance. Their technique is similar to the process described in section 2.3 in that test
cells are fabricated on wafers alongside product DUTs. However, traditional probe card
analyzers and metrology systems are used in their process to build a predictive model of
probe card performance.
The execution of their technique involved using the Rudolph Technologies
ProbeWoRx and WaferWoRx systems in a loop in an effort to model the degradation of
probe card performance over time under different conditions.
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The intention is for

manufacturers to perform this routine in a way that matches their test conditions to build
an accurate closed-loop model. The proposed closed-loop modeling procedure is shown
in Figure 2-5.

Figure 2-5: Closed-Loop Probe Card Performance Modeling Technique [3]

The technique attempts to use probe mark analysis with the waferWoRx with
optical metrology from the ProbeWoRx in repeated succession on a set of test cells. The
result of this modeling is the ability to better estimate probe position in the simulated
probe card analyzer environment. Their presentation noted that a driving reason for the
development of this procedure was the inability to directly measure probe card
performance within the test cell [3].

2.3. Proposed Wafer Test Flow
This thesis proposes that an addition is made to the wafer test flow currently used
in manufacturing environments. As was shown in Figure 2-1, there is currently little
feedback information about probe card performance gathered during wafer test. The only
feedback information used is statistics about die test passes and failures. There is a
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reasonable amount of intelligence applied on top of this, such as local frequency of
failures, failure distribution, and geographic location. Statistical models are used to
characterize when and where dice are expected to fail. Events that might trigger a probe
card clean/repair include repeated failures, and high failure rate in a specific region of
multiple wafers. This information is relatively good at detecting probe card failure, but
this comes at the cost of potentially good dice that were marked as bad when in fact it
was likely the probe card that was failing to properly contact the bond pads.
Figure 2-6 depicts a generalized view of the currently used wafer test flow (white)
with the addition of the proposed modifications (gray).

Figure 2-6: Wafer Test Flow Including Proposed Modifications

The steps involved are as follows:
•

Test one DUT – This includes the standard die test procedure.

•

Probe Fault Predicted? – Calculation made by the wafer test monitor. This
system aggregates statistics about the wafer lot, process, probing
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environment (e.g. temperature), and probe card to predict whether the
probe card is in need of cleaning or repair.
•

Send Card for Clean/Test – Action triggered by the wafer test monitor to
halt use of the current probe card and flag it as being in need of cleaning
or metrology testing.

•

Next DUT – Step to the next die (or wafer if the current wafer is
completed).

•

Test Probe Card – Perform metrology testing in line with the standard
wafer testing. To the probe card, the metrology die is identical to all other
dice, but a different test program is used and the information collected is
combined with the exiting wafer test monitor.

•

Near Probe Fault? – Calculation made by the (modified) wafer test
monitor. Based on a fusion of the information obtained from in-line
metrology testing and data collected about passes and failures, a probe
card failure is anticipated.

•

DUT Type? – The test program uses a mapping of device and metrology
dice locations in order to determine which test to perform on the current
die.

Including metrology information periodically throughout the wafer test process
offers the benefit of being able to predict a failure in a probe card prior to its occurrence,
potentially saving the sacrificial dice failures that previously acted as probe failure
indicators.

The flow presented above allows for easy inclusion into existing
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manufacturing processes, as it does not add any dependencies but merely adds steps in
another control loop.
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Chapter 3

Theory and Design

A discussion of the justification behind different design choices made, the design
itself, and results gathered from the design are all included in this chapter. The first subchapter discusses the design at a high-level as well as the goals set early in the design
process. The second describes the transistor-level design of the circuit, and the major
components of the system. The third sub-chapter presents the physical layout created as
a solution for on-chip probe metrology as well as its performance. The fourth subchapter describes the importance of the data obtained from the test circuit developed, and
includes a prototype of a graphical CAD application that an engineer could use to
visualize and analyze probe accuracy. Finally, a sub-chapter is dedicated to a brief costbenefit analysis of the system presented and infers its viability in an industrial fabrication
plant.

3.1. Metrology Circuit Design
In order to accurately measure the location of probe needle touchdown, a
measurement system must offer high resolution, unambiguous measurements, and
consistent operation.

To provide the best possible simulation of the actual probing

environment, an on-die measurement system was chosen. This ensures that the system
will only report contact at locations that have actually penetrated the oxide layer, which is
what must occur for a probe needle to contact a real bond pad. In addition, such a system
could be modified to report contact resistance if desired (by employing the use of analog
sensing circuits).
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The on-chip technique was also selected because of its versatility.

The

assessment method is abstracted away from the probing mechanism, freeing it from a
dependency on any particular probe card. As a result, reconfiguration is only necessary
when the pad frame layout changes. When this occurs, the circuit physical layout must
be altered to match the new frame. Such an operation could be scripted, requiring little
hand layout if any at all. The most complex part of a layout rearrangement would be the
wire routing, which could be handled by most commercial auto-routing software. A
change in bond pad size would require more effort, as the test pad design would have to
be adjusted manually.
The system design uses an array of sensing cells (hereafter referred to as cells),
dividing the field into a grid pattern as shown in Figure 3-1. Each of the cells is an
atomic unit and can be thought of as a bit in a memory array. This alleviates the need for
a complex reporting system, as it can simply read digital values from the array and write
them in sequence to a serial output.

Figure 3-1: Test Pad Sensing Matrix Design

31

The size of each cell depends on the technology being used, and the size of the
cell directly determines the resolution of accuracy assessment. Increasing the number of
cells will improve resolution, but will also increase the assessment time. However, given
sufficient clock speeds (on the order of MHz), even magnitude changes in the number of
cells would likely have a negligible impact on fabrication test times.

3.1.1 Contact Layer
The contact layer was originally conceived to include an active pull-down resistor
paired with each cell, to provide CMOS signal levels for the remainder of the circuit.
However, size constraints with the chosen technology (discussed in more detail in section
3.3) necessitated a significant reduction in transistor count. As such, the pull-down
resistor was removed in conjunction with the pass-transistor logic multiplexers, and
moved as far down the multiplexer chain as possible while retaining signal integrity.

3.1.2 Reporting Circuit
The reporting circuit is responsible for reading the contents of all the sensing cells
and sending them out the serial interface line. In order to be extensible, the proposed
circuit design is modular, with a single control component associated with a portion of
the sensing cells. The control blocks are arranged in an array, and coordinate to enforce
mutual exclusion of the data bus. A more detailed depiction of reporting circuit is given
in Figure 3-2.
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Figure 3-2: Proposed Reporting Circuit Design

This design supports an arbitrary number of control blocks, and is limited only by
the system reading its output data. There are no internal addresses that can be limited by
bit width, thus it can report contact data for a virtually unlimited number of pads.
Interfacing with the reporting circuit is quite simple, requiring a small number of
control pins. Note that each interface pin requires a traditional bond pad, meaning that
positioning information cannot be obtained for any needles used for interfacing. The
position of the needles used for these pads could be calculated in software via
interpolation, with a visual indication that the positions are estimated. To obtain
information on all probes, different locations could be used for I/O pads on different test
cells. There is a potential fault condition when any of the I/O probes do not make contact
with their respective pads. If this were to occur, no metrology information would be
obtained for any pad. In this instance, metrology would either have to be obtained by
probing a test cell with a different arrangement of I/O probes, or manual inspection
would be necessary. However, it would only be necessary to manually inspect the seven
I/O probes to then obtain metrology information. Currently, seven interface pins are
planned: VDD, ground, reset, data, clk, enable and done. After the circuit has been reset
and enabled, each pad will, in turn, send the state of each sensing cell at a rate of one bit
per clock. Control blocks maintain mutually exclusive control of the data bus by the use
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of a rippling enable signal. Each pad will be enabled by the pad preceding it, and only
enables the pad following it after it has finished reporting. All output data is fed through
a Manchester encoding circuit, which will allow for verification of circuit activity. When
the system has finished reporting the state of all cells, the external done signal is raised.
The entire reporting time is deterministic (barring any stalls or circuit failures),
and the time can be calculated as shown in Equation 3-1.

N pads represents the total

number of metrology pads, and N cells is the total number of cells per pad.

!

!
N cells
Tanalysis = N pads "
f clk
Equation 3-1: Total Analysis Time

! chart in Figure 3-3 was created to predict the analysis time for
Using this information the

varying clock speeds and pad counts.

Figure 3-3: Probe Assessment Times for a Wafer With 300 Metrology Dice
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The values obtained assume the metrology pads each contain 1024 cells, and a
wafer with 300 dice is under evaluation (this is a practical die count for a modern 300
mm wafer). The chart includes the analysis time only, and does not include any overhead
times incurred while the prober is stepping between dice. This would be a constant
amount of time for a given die pattern (i.e. it does not change for the number of probes,
but only for the number and layout of dice). Modern probers can achieve stepping times
of 100 to 110 ms for index steps of 250 µm [3]. This translates into approximately one
minute of total overhead stepping time.

3.2. Transistor-Level Design
Because of choices made early in the design phase, the logic of the metrology
circuit is very simple. The design of each pad is essentially a large multiplexer whose
select lines are driven by a counter. The final designs for some of the logic components
are a result of area optimizations made. The optimizations and the reasons they were
made are explained in 3.3.2.
The building block used in this design was a 4-1 multiplexer. The design chosen
for this is shown in Figure 3-4.

35

Figure 3-4: 4-1 Multiplexer Design

A set of five 4-1 multiplexers were combined to create a 16-1 multiplexer as shown in
Figure 3-5. This process was repeated hierarchically until the final 1024-1 multiplexer
was created.

36

Figure 3-5: 16-1 Multiplexer Design

The basic component used for the counter was a toggle flip-flop, the design of
which is shown in Figure 3-6. An edge-triggered design was chosen to alleviate the need
for additional signal synchronization. The circuit consists of several pass transistors, nor
gates, and inverters.
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Figure 3-6: Toggle Flip-Flop Design

A ripple counter was used in the interest of area conservation as well as to
simplify routing later on. Figure 3-7 shows the design used for the 10-bit counter, whose
outputs were paired with the ten inputs to the 1024-1 multiplexer.

Figure 3-7: 10-bit Counter Design

A relatively small amount of control logic was applied on top of the countermultiplexer combination, as show in Figure 3-8.

This logic serves the purpose of

enabling subsequent pads and performing bus access-control. The clk and rst signals are
global, while f connects to the output bus. A tri-state buffer is used to prevent signal
collision on the output bus, which is enabled only while the current pad is sending data.
On the clock signal following the transmission of the final local pad cell, control is
passed to the following metrology pad.
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Figure 3-8: Top-Level Metrology Pad Design

3.3. Physical Layout
A physical layout was created as a proof of concept for the on-chip metrology
system. Synthesized HDL models were originally planned to be used to generate a
physical layout, however it was quickly realized that this would not be possible. This
was largely due to the need for massive area optimization required in order to compact
the design to a size comparable to current bond pad sizes. There are more details on this
in section 3.3.2. An additional concern for physical layout extraction was the possibility
of encountering a situation where there was no possible route solution when attempting to
mate the sensing circuit with the top-metal contact layer. This was a very likely scenario
with a large number of pad cells, as physical mapping software is not designed to work
around compartmentalized designs such as this. Compartmentalized refers to the fact that
a route solution will likely only exist when the top contact layer can route directly down
through metal layers until its respective transistor is reached. The compartmentalization
continues in a hierarchy; the reason for this will be explained in section 3.3.2.
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3.3.1 TSMC 0.18 µm Process
The TSMC 0.18 SCN6M_DEEP process was chosen for physical design, as it was
the most modern process readily available at the time of development. It features a 0.18
µm feature size and a lambda length of 0.09 µm. It is advantageous that this process is
lambda-based, as it is designed to scale to newer processes with little or no changes. As a
result, the finished design can be projected to shrink in size and increase in probe
accuracy resolution with newer compatible processes.
The process uses six metal layers and although it is intended for 1.8-volt
applications, it also supports 3.3-volt transistors when a thick gate oxide layer is used.
This feature becomes important, as described in section 3.3.2.
The design rules for this process list a minimum Metal6 width of 5 λ, which
translates to 0.45 µm. This value represents the smallest size that the top-layer metal
cells can be. The minimum spacing between Metal6 objects is also 5 λ. Therefore, the
maximum probe accuracy resolution that could be achieved (if the rest of the circuit was
also small enough) is 0.90 µm [29].

3.3.2 Area Optimization Techniques
For the sake of high resolution with this proof of concept design, a cell count of
1024 was chosen as a target prior to beginning the layout. Quick analysis determined that
this would result in a very large circuit unless significant transistor count reduction
techniques were utilized.
The major areas of concern for optimization were any mask layers directly
underneath the top-layer metal were considered space-critical (hereafter referred to as the
pad region), as this area needed to be as small as possible. Due to the massive number of
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inputs to the circuit (each cell is an input), it was important to design such that inputs
were as close as possible to the paired transistor connection. This meant that it was ideal
to place multiplexers directly underneath their respective top-layer metal cells. Given
that a cell count of 1024 was chosen, this meant that a 1024-1 multiplexer had to be
designed. Multiplexers are hierarchical objects, as a multiplexer of size n can be thought
of as a hierarchy of n "1 basic 2-1 multiplexers (where n is a power of 2). Because of
!
these characteristics, the multiplexer was a focus area for area optimization.
!
The!first optimization chosen was to use pass-transistor logic (PTL) for the space-

critical multiplexers. A majority of transistors in the multiplexer were placed in the pad
region, as it was the largest component of the circuit and this simplified routing.
However, not all multiplexers needed to be space-optimized, as some could reside outside
of the pad region. As such, the top-level 4-1 multiplexer was not space-optimized, and a
standard CMOS design was used for this multiplexer. Moving from standard CMOS
multiplexers to PTL multiplexers reduced the transistor count by approximately 75% for
the entire circuit (a simple CMOS 2-1 multiplexer requires eight transistors while one
designed using PTL requires only two). It is worth noting that this space reduction comes
at the cost of performance, as the propagation delay for a PTL multiplexer is larger than
that of a CMOS multiplexer.
The second noteworthy optimization chosen was to move the pull-down resistors
further up in the multiplexer hierarchy, while they were originally planned to be directly
connected to the pad cells.

This was only possible as a result of the use of PTL

multiplexers, as they do not force a logic level on their outputs (allowing an output to
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‘float’ if the selected input is floating). The number of pull-down resistors required based
on the multiplexer level at which they are used is represented in Equation 3-2.

N pulldown =

N

2

cells
mux _ level

Equation 3-2: Number of Pull-Down Resistors Required

! far up the hierarchy the pull-down resistors can be placed, as
There is a limitation to how
each time a signal passes through a pass-transistor there is a degradation in logic level.
Since the signal is pulled down, a logic zero should be relatively unaffected. However,
logic one signals will eventually be lost if forced to travel through too many passtransistors. This is potentially problematic because it increases the noise sensitivity of the
circuit, meaning that a ‘weak 1’ signal at the input has a possibility of being lost.
Because of this implication, a VDD level of 3.3 volts would be much desired over lower
voltage processes, as it expands the noise margins. Through trials at different levels,
! placed after the fourth level multiplexers, or on the output of
pull-down resistors were

each 16-1 multiplexer. This allowed for removal of 960 resistors.
Eventually the signals must be restored to logic level; this was performed using
buffers. Again, transistor count was minimized through the use of unpaired buffers
(inverters) in even numbers. This means that where a buffer would have been used, an
inverter was used, with a guarantee that the signal would be inverted an even number of
times to ensure a non-inverted output.

3.3.3 Component Layouts
The base component used during layout was the 16-1 multiplexer, shown in
Figure 3-9. It was important to take great care while developing this layout, as it dictates

42

the overall circuit size as well as the routing. This component had to be designed such
that it could be seamlessly and evenly be repeated in a grid. The large grid-like squares
shown are the actual top-level metrology pad cells. Placing these components at this
stage in the design alleviated the need for routing and alignment concerns later on.
Horizontal rails were used, with VDD on the top and bottom and GND in the
middle. Wherever possible, signals that are shared with other bottom-level multiplexers

!
! were symmetrically placed such
(the select signals, in particular)
that no additional
routing was required when placed properly.

Figure 3-9: 16-1 Multiplexer Physical Layout
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The final 1024-1 multiplexer layout is shown in Figure 3-10. The inner region of
the design includes 64 of the 16-1 multiplexers, which are divided into four quadrants.
Each quadrant is paired with a higher-level 16-1 multiplexer, which are visible on the top
and bottom of the design. Finally, a set of three CMOS 2-1 multiplexers connects the
four quadrants to generate the output of the entire multiplexer. The blank regions to the
right were designated to contain the counter and additional logic.

Figure 3-10: 1024-1 Multiplexer Physical Layout
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The toggle flip-flop makes use of standard cells for the nor and inverter gates in
addition to pass transistors. This design is shown in Figure 3-11. Ten of these toggle
flip-flops were chained vertically to create the 10-bit counter.

Figure 3-11: Toggle Flip-Flop Physical Layout

The completed top-level metrology pad physical layout is shown in Figure 3-12,
which includes the counter and control logic. The circuit measures 128.7 µm x 135.9 µm
and includes 2,412 transistors.
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Figure 3-12: Top-Level Metrology Pad Physical Layout - 128.7 µm x 135.9 µm

This measure does not represent the size of the bond pad as seen from the surface,
however. The surface-level view is shown in Figure 3-13, which represents a square
bond pad with a width of 102.96 µm. The extra area occupied on the right side dictates
the minimum pitch, which is approximately 128.7 µm (equal to the width of the width of
the entire circuit). Given the number of pad cells used in this design, the device is
capable of reporting probe tip accuracy at a resolution of 3.21 µm.
46

Figure 3-13: Metrology Pad - Displaying Top-Layer Metal – 102.96 µm x 102.96 µm

3.4. Test Results
Testing was performed on the major components of the metrology circuit in order
to verify function and timing. This was done using Mentor Graphics Accusim and the
spice model library for the TSMC 0.18 µm process. All output signals were loaded with
100 fF capacitors, with the exception of the 10-bit counter. Counter outputs were loaded
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with 1 pF capacitors due to fact that their signals must be driven a longer distance across
the chip.
Functional verification is shown for the 16-1 multiplexer in Figure 3-14 and
Figure 3-15. The final (buffered) output is shown in addition to value before being
buffered. In Figure 3-14, only multiplexer data inputs 3, 7, 11, and 15 were driven high
while the remaining data inputs were floating. Figure 3-15 shows the results from a
similar setup, only with data inputs 0, 4, 8, and 12 driven high. The pull-down resistor
prevents all unbuffered outputs from reaching VDD . Figure 3-16 and Figure 3-17 show
the rise and fall time measurements (respectively) for this circuit, while Figure 3-18
!
shows the propagation delay measurements.
As expected, the rise time of 16.99 ns was

greater than the fall time at 7.35 ns. The worst-case propagation delay was dominated by
the fall time, at 19.85 ns.

Figure 3-14: 16-1 Multiplexer Functional Verification
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Figure 3-15: 16-1 Multiplexer Functional Verification (2)

Figure 3-16: 16-1 Multiplexer Rise Time
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Figure 3-17: 16-1 Multiplexer Fall Time

Figure 3-18: 16-1 Multiplexer Propagation Delay
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Due to the nature of NMOS gates, any signal path that passes through an NMOS pass
transistor will incur a voltage drop, as shown in Equation 3-1.

VF,max = VDD " Vtn
Equation 3-3: 16-1 Multiplexer Output Voltage Upper Limit

! passing low-voltage signals through PMOS gates, and the
A similar result happens when
lower limit on a given signal is shown in Equation 3-4.
VF,min = Vtp
Equation 3-4: 16-1 Multiplexer Output Voltage Lower Limit

In the technology used, Vtn !is 0.3725327 V and Vtp is -0.3948389 V. Therefore the
worst-case paths will have a dynamic range limited to 0.39 V to 2.96 V.

These

!
calculations do not take into account the !
voltage drop that occurs as a result of the pull-

down resistor, which would actually help push the ‘weak zero’ values back towards
ground. However, this also lowers the value of a high-voltage signal and increases the
likelihood of a ‘weak one’ signal being evaluated as a logic zero.
The 10-bit counter functional verification is shown in Figure 3-19.

Each

successive bit in the output can simply be seen as a clock divider on the previous, as can
be seen from the output waveforms. The configuration used lends itself to a linear
increase in propagation delay for each output signal, as can be seen more closely in
Figure 3-20. The worst-case metrics all occur on the MSB output, with a rise time of
26.22 ns (Figure 3-21), a fall time of 6.88 ns (Figure 3-22), and a propagation delay of
70.80 ns (Figure 3-23).
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Figure 3-19: 10-bit Counter Functional Verification

Figure 3-20: 10-bit Counter Timing Measurements
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Figure 3-21: 10-bit Counter Rise Time

Figure 3-22: 10-bit Counter Fall Time
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Figure 3-23: 10-bit Counter Propagation Delay

Waveforms exhibiting functional verification of the top-level metrology pad are
shown in Figure 3-24. The waveform shows the output of a single contacted pad cell.
The top wave shows the output from the multiplexer directly, while the output nearest the
bottom shows the value that occurs on the output bus (Manchester encoded with the
clock). An artifact is shown in this waveform, in which a logic one value is erroneously
transmitted for one half of a clock period, however the correct value exists at the end of
the clock cycle. This is a result of the increasing propagation delays for higher-order bits
on the counter. If this effect were undesired, the inclusion of a latch would eliminate it.
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Figure 3-24: Metrology Pad Functional Verification

The rise and fall times are relatively uninteresting for the top-level circuit, as
traditional CMOS gates were used for the outputs which rise and fall in approximately
1.7 ns. The worst-case propagation delay for the circuit was 1.1624 µs, as shown in
Figure 3-25. The minimum clock period tested to function properly was 1.22 µs, or a
frequency of 819.672 kHz. At this rate, a metrology pad with 1024 cells could be
analyzed in approximately 1.25 ms.
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Figure 3-25: Metrology Pad Propagation Delay

3.4.1 Contact Signal Noise Robustness
As a direct result of the use of pass transistors, contact signal noise robustness
was sacrificed. This tradeoff was understood and accepted early in the design. Based on
testing through incremental adjustments of input signal levels, a minimum voltage of 2.46
V must be applied to each pad cell in order for the contact to be consistently identified.
This is a 0.84 V drop from the rail voltage. While this would be a highly undesirable
feature in most circuits, it should be acceptable given the test environment. Wafer
probers are designed to be very electrically accurate and consistent, and operate in a
controlled environment; which should help them sustain the high threshold value even in
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the presence of signal noise. In addition, probe needles will all be asserting a fixed value
during the entire test process. This alleviates any concerns over signal bounce, rise time,
or fall time; which could negatively impact circuits otherwise.

3.4.2 Technology Scaling
Performance and noise robustness were both sacrificed in this design in the
interest of making the circuit as compact as possible, which shows the ability to achieve
high probe tip accuracy resolution. If resolution were not as critical as performance and
noise robustness, this circuit could be redesigned to use CMOS multiplexers. If the same
bond pad size was targeted, the resolution would drop to approximately 25% of what was
achieved here, based on the use of eight-transistor 2-1 CMOS multiplexers. Assessment
time would likely decrease by at least an order of magnitude.
It was mentioned previously that a lambda-based technology was used, which
allows for easy technology scaling. This could decrease the circuit size and improve
performance relatively effortlessly.

3.5. Interpretation of Circuit Output Data
This design allows for calculation of the following probe characteristics with the
aid of external processing:
•

x, y position

•

Tip diameter

•

Tip contamination / Tip damage

All of these metrics first require estimation of the probe center and extents.

This

calculation would vary for different probe tip shapes, however the following examples
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will assume that the probe tip is circular. Figure 3-26 gives a visual representation of the
cells that might be asserted as a result of a probe touchdown.

Figure 3-26: Measurement of Probe Location and Diameter

Misalignment in the x and y axes (dx and dy, respectively) as well as the tip diameter
would be calculated as shown above. The resolution for all of these values is directly
dependent upon the size of the cells. It is important for the program calculating this
information to be aware of the tip shape, so that it can attempt to correct for any
extraneously asserted cells that could occur as a result of surface contaminants (false
assertion) or a dirty probe tip (false desertion).
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The reporting circuit is designed to simply traverse through all cells and serially
send its value to the output data bus. The logic value output for a column-row traversal
of the configuration in Figure 3-26 are shown in Table 3-1.

0000000000 0000000110 0000001111 0000001111 0000000110

Rows 1-5

0000000000 0000000000 0000000000 0000000000 0000000000

Rows 6-10

Table 3-1: Logic-Level Output Data for Figure 3-26 Cell Contacts

3.5.1 Accuracy Analysis
As is done in existing metrology software, the placement of pins could be
analyzed in aggregate to try to predict causes of any misalignment. An example situation
that is difficult to diagnose without the assistance of such software is illustrated in Figure
3-27.

59

Figure 3-27: Probe Misalignment Example [3]

The scenario depicted is a common error model for what can occur if the probe chuck
screws are loose. The situation tends to arise as a result of temperature variation and
change in probing force [31]. Through unaided optical analysis, this error could take a
probe engineer hours to diagnose.

3.5.2 Tip Diameter
Beyond accuracy, the circuit created could be used to approximate probe tip
diameter. As previously mentioned, probe tip diameter is an important metric that can be
used to estimate probe wear and trigger a probe card for tip cleaning and reshaping.
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Figure 3-28 shows the effect of wear on a probe needle, as exhibited by Philips
Semiconductor.

Figure 3-28: Probe Needle Tip Before and After Wear [3]

A simplistic algorithm could count the number of asserted cells in each pad and
use the sum as an indication of needle wear and contact reliability. A large number of
asserted cells would indicate an unusually large probe tip that should be reshaped. A
small number of asserted cells could indicate that part of the needle has fallen off the pad,
that the needle has missed the pad entirely, or that the needle is not making good contact
due to debris or particle contaminants.
Changes in tip diameter can cause issues in contact resistance, as a larger tip
distributes its force over more area, which could cause the tip to not fully penetrate the
oxide layer [30]. It is also important to compare wear on probe tips throughout a probe
card, as uneven wear can indicate poor planarity or differing applied pressure by needles.

3.5.3 GUI Client Application
A graphical CAD application was developed as part of this thesis in order to
suggest how the output data from the circuit developed might be used. The application
allows for creation of a pad frame, which in practice would be identical to the pad frame
fabricated on DUTs.

Figure 3-29 shows a capture of the main interface of the
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application. The pad frame shown contains 3,600 pads in total, seven of which are
designated I/O pads. This number of metrology pads includes 3,679,232 individual
metrology pad cells. As is shown, the I/O pads are visually differentiated from metrology
pads. The application was designed to allow for easy pad frame development through the
graphical interface, where a user can specify pad size, and subsequently pitch through
copy offsets. In addition to interactive pad frame creation, the file format used for storing
pad frames makes for very easy scripted pad frame development. The backing file is
ASCII encoded with fields white space delimited, and simply requires each pad to be
specified on an individual line. Each line contains the upper-left coordinate of the pad
(x,y), and the pad length as well as width.

Figure 3-29: Prototype GUI Client Interface
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As mentioned in 3.1.2, metrology information cannot be gathered for I/O pads
since they require traditional pads for proper operation. This is slightly limiting, however
in pad frames as large as the one shown above, metrology data is still provided for
99.998% of the pads on every individual assessment.
During operation of the circuit, serial data would be streamed from the circuit and
captured by software running on the wafer tester.

Once decoded, the information

identifies the connectivity status of every pad cell. To test the representation of asserted
pad cells in the application, an editor was created that allows the user to simulate probe
touchdown on pads in aggregate or on a one-by-one basis. The editor is shown in Figure
3-30. It allows the user to specify probe tip diameter, and continually displays the
alignment error in both dimensions. On a mouse click, the “touchdown” occurs, and all
cells that would be contacted by the needle at that location are visually asserted.

Figure 3-30: Setting Cell Contacts
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Figure 3-31 shows how the cell contact information is then displayed in the main
interface. At a glance, the operator can identify the location of probe touchdown on
every pad. The application allows the user to specify a global error threshold; when
contacts are asserted in excess of the global error threshold, the pad color is changed to
indicate excessive error.

Figure 3-31: Pad Frame Fragment with Contacts Applied

At appropriate zoom levels, the user can view each individual pad cell contacted.
This can allow for visual identification of any artifacts in the form of extraneously
contacted cells caused by effects such as particle contamination. This view is shown in
Figure 3-32.
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Figure 3-32: View of Individual Cells Contacted

A simple bucketed error bar graph was created to show an example of how the
probe accuracy information could be aggregated, shown in Figure 3-33. The graph
allows the user to adjust bin sizes for more fine-grained reporting of error breakdown.
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Figure 3-33: Simple Aggregation of Probe Accuracy

In practice, metrology software offers much more reporting information. If taken
further, the information from this design could allow for as much reporting as
commercial systems currently offer, with the exception of z-axis and electrical
performance.

3.6. Cost Analysis
The cost overhead of such a system when compared to commercial systems is
orders of magnitude lower. It is prohibitively difficult to attempt to quantify the yield
improvement that could be achieved by implementing this system, as it is heavily
dependent on the process, devices, probing environment, and existing probe monitoring
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software. As such, cost analysis will proceed with the assumption that there is a null
effect on yield.
The cost per die is assumed to be static for DUTs and metrology dice. It is based
on the cost to fabricate a wafer, the number of dice per wafer, and the die yield. The
calculation is shown in Equation 3-5.

Cost Die =

CostWafer
N dies / wafer " YieldDie

Equation 3-5: Calculation of Die Cost

! per die, we can calculate the cost of metrology dice easily.
Using the cost
Equation 3-6 calculates the cost for inclusion of metrology dice in wafer sort. The cost is
based on the cost to fabricate the metrology dice, the number of times they are included
in each wafer, and the expected sales margin of the DUT dice. The sales margin is
included as it is an “opportunity cost”, or net revenue that could have been earned if the
metrology dice were not used.

Cost Metro log y = N m"dice # ( M argin Die + Cost Die )
Equation 3-6: Calculation of Metrology Dice Per Wafer

! situations where the metrology dice are used in very high numbers per
Barring
wafer, this metrology system appears very attractive in terms of cost. When compared to
commercial off-line metrology systems that cost on the order of hundreds of thousands of
dollars, the cost of this system is a small fraction. While it is a recurring cost, it does not
include operational expenses that off-line systems do.

If proven to offer any yield

improvements, the system could more than pay for itself through recovery of otherwise
lost revenue.

67

Chapter 4

Conclusions and Future Work

Much effort has been made to improve the reliability of probe cards, as they
become a limiting factor in the size of integrated circuit dice. As a result, the cost and
complexity of wafer and probe card test equipment has grown dramatically over the past
few years. Many techniques have been successfully utilized to very accurately assess
probe cards off-line from the wafer sort process, but there has been no pronounced
development of a system that will perform this in-line. This thesis is an effort to suggest
the practicality and benefits of such a system through the creation of a proof of concept.
This chapter looks back on the work performed in this thesis to qualify the results.
The first subsection includes an analysis of the results and a summary of conclusions
made about the work performed; and the second suggests future work that could be
performed to improve or expand upon the design.

4.1. Analysis of Results
In order to validate the performance of the on-chip metrology system,
performance metrics were obtained from Rudolph Technologies for their off-line
metrology system. The comparison is meant to justify the feasibility of this system, not
to suggest that the proposed system serve in place of existing systems. As mentioned
before, the on-chip system is incapable of reporting some important probe card metrics
that the off-line systems currently analyze. A comparison of the probe location accuracy
and assessment time required for these different systems is shown in Table 4-1. The test
time for the ProbeWoRx includes a manufacturer estimated 30 seconds of time to load
the probe card onto the metrology station.
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Metrology System
On-Chip
ProbeWoRx 300

Probe Location
Accuracy (µm)
3.21
1.5

Assessment Time
1000 probes (sec)
1.25
115

Table 4-1: Metrology System Performance Comparison

The numbers provided are based on a cantilever epoxy ring configuration. The
accuracy of the on-chip system designed is slightly more than double that of the
ProbeWoRx 300, however the assessment time is two orders of magnitude lower. This
represents ideal conditions for a system to track probe location during wafer sort, as
extreme accuracy is not nearly as important as fast test time. In the given configuration,
the ProbeWoRx system actually analyzes each probe in approximately 85 ms, but the
fixed 30-second overhead associated with loading the probe card creates a prohibitive
factor for in-line testing. It is worth noting that the on-chip system is invariant for
different probe technologies, while the off-line system performance is not.

4.2. Conclusions
The primary goal of this thesis was to develop a proof of concept design that
would allow for probe metrology assessment in-line with wafer testing. The motivation
for the development of the circuit was the fact that current wafer sort flows attempt to
infer probe metrology through the test results of DUTs. The information gathered from
an in-line metrology system would be used to anticipate die test failures that were
actually the fault of the probe card. To accomplish this, the system developed needed to
be sufficiently fast so as not to severely slow wafer sort, offer a measurement resolution
that could allow for fine probe position tracking, and require minimal cost overhead. In
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order to be as universally usable as possible, the design should also be immune to the
choice of current mainstream probing technologies.
A design meeting all of the above criteria was developed, requiring only 1.25 ms
to assess the accuracy of each probe tip with a resolution of 3.21 µm. Figure 4-1 shows
the test times required for this system when different numbers of metrology pads are
included in the pad frame.

Figure 4-1: Metrology Die Evaluation Time for Varying Numbers of Pads

Even with the most complex multi-DUT SoC pad frames including 20,000 pads, only 25
seconds is required for evaluation.

Modern commercial metrology systems require

approximately 162 seconds to evaluate this many probes (assuming no test resets are
required).

The circuit is therefore theoretically a valuable inclusion into industrial

semiconductor wafer sort.
As desired, the design is versatile enough to be unconstrained by any probing
technologies, and only a software modification may be required to adjust for the use of
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different probe tip shapes.

It allows for probe tip accuracy measurements that are

comparable to commercial probe metrology systems in a fraction of the time. In spite of
this, overhead cost is very small and the system offers the possibility of making up for
overhead through yield recovery.

4.3. Future Work
Although the design presented meets the original design criteria, there is room for
improvement. The first is to make use of a more modern technology node. The probe
counts cited throughout this paper have been based on state-of-the-art fabrication
processes, while the process used in this design is several years old. A newer technology
would dramatically alleviate the need for the area reduction techniques used in the
presented design. At the same time, the design could be made faster (lower propagation
delays with newer technologies, and use of CMOS instead of PTL for multiplexer gates).
It would also be worthwhile to investigate the benefits gained from such high
probe accuracy resolution (number of pad cells). It may be entirely possible that it is
simply more information than is truly needed to predict a probe needle exceeding bond
pad extents. Alternative designs could also be considered, such as the design in Figure
4-2.
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Figure 4-2: Alternative Metrology Pad Design

The alternative design uses sensing cells that extend the full length of a row or column,
rather than a small grid as used in the design created in this thesis. Adjacent pads would
alternate the use of row and column sensors, and subsequent metrology dice should
ensure that each needle is assessed using pads of each type. This could very well provide
information as sufficient as the design created in this thesis, but with a significantly lower
transistor count. With this design, high resolution could be achieved while using highspeed CMOS gates.
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Bibliography

[1] 3D-Probe™ Measurement System. Gilbert, AZ: SerTek Sales and Service, 2003.
[2] Ahmed, Mansoor, Charles E. Cole, Ramesh C. Jain, and A. Ravishankar Rao.
"INSPAD: a System for Automatic Bond Pad Inspection." Semiconductor
Manufacturing 3 (1990): 145-147.
[3] Aldahhan, Nadine, Darren Coil, et al. Probe Metrology Panel Discussion. Southwest
Test Workshop, 11 June 2006, IEEE.
[4] Bonda, R, Y Guo, J Stafford, and G Swan. "Improved Bonding Pad Design for
Fluxless Flip Chip Bonding Process and Low Fracture Strength Substrates."
Electronic Components and Technology Conference 50 (2000): 1701-1704.
[5] Broz, J J., J C. Andersen, and R M. Rincon. "Reducing Device Yield Fallout At
Wafer Level Test with Electrohydrodynamic (EHD) Cleaning." Test Conference
2000 Proceedings International (2000): 477-484.
[6] Casavant, Dai Dee. Overall Prober/Probe Card Accuracy. Electroglas, Inc. San Jose,
CA, 1998.
[7] Cassell, Jonathan. "Competitiveness Separates Winners From Losers in 2007
Semiconductor Market." Editorial. ISuppli Corporation 3 Dec. 2007.
[8] Ching, Teo Boon, and Walter H. Schroen. "Bond Pad Structure Reliability."
Reliability Physics Symposium 26 (1988): 64-70.
[9] Chong, Kyuchul, and Ya-Hong Xie. "Low Capacitance and High Isolation Bond Pad
for High-Frequency RFICs." Electron Device Letters 26 (2005): 746-748.
[10] Cobra Vertical Probe Cards. Fort Washington, PA: Kulicke & Soffa, 2005.
Extended Performance 200 Mm Prober for High-Volume and Leading-Edge
Manufacturing. San Jose, CA: Electroglas, Inc., 2008.
[11] Courtney, Jack, Michael Egloff, and Nadine Aldahhan. The Probe-Centric Future of
Test. Southwest Test Workshop, 11 June 2006, IEEE.
[12] Extended Performance 200 Mm Prober for High-Volume and Leading-Edge
Manufacturing. San Jose, CA: Electroglas, Inc., 2008.
[13] Greenburg, Jeffrey S., and Raymond Kraft. Performance of a Next Generation HIgh
Speed, High Precision, Probe Card Analyzer. Southwest Test Workshop, 4 June
2003, Applied Precision, LLC.
73

[14] Introduction to Probe Cards - How They are Built & Tested. Integrated Technology
Corporation. Tempe, AZ, 1998.
[15] Ishii, T, and H Yoshida. "Fine Pitch (45 Micron) P4 Probing." Test Conference 1998
Proceedings International 18 (1998): 272-276.
[16] Kraft, Ph.d., Raymond. A Precision High Speed Approach for 3D Probe Card
Metrology. Applied Precision, LLC. Long Beach, CA, 2002.
[17] Lam, Sang, P K T. Mok, P K. Ko, and Mansun Chan. "High-Isolation Bonding Pad
Design for Silicon RFIC Up to 20 GHz." Electron Device Letters 24 (2003): 601603.
[18] Langlois, D, M Fardel, K R. Heiman, and Du Fenglei. "Implementing Fiducial Probe
Card Alignment Technology for Production Wafer Probing." Advanced
Semiconductor Manufacturing Conference and Workshop 31 (2003): 238-243.
[19] Liu, Yong, D Desbiens, S Irving, T Luk, S Edborg, D Hahn, and S Park. "Probe Test
Failure Analysis of Bond Pad Over Active Structure by Modeling and
Experiment." Electronic Components and Technology Conference 2005
Proceedings 55 (2005): 861-866.
[20] Liu, Yong, D Desbiens, T Luk, and S Irving. "Parameter Optimization for Wafer
Probe Using Simulation." International Conference on Thermal, Mechanical and
Multi-Physics Simulation and and Experiments in Micro-Electronics and MicroSystems 18 (2005): 156-161.
[21] Pandey, R, and D Higgins. "P4 Probe Card - a Solution for At-Speed, High Density,
Wafer Probing." Test Conference 1998 Proceedings International (1998): 836842.
[22] The ProbeWoRx Advantage - Comprehensive Probe Card Metrology. Issaquah,
WA: Applied Precision, LLC., 2004.
[23] Pyramid Probe® Family Brochure. Beaverton, OR: Cascade Microtech, 2006.
[24] Shirley, C. G., and S Gupta. "A Technique for Electrical Measurement of Ball Bond
Location." Electronics Components Conference 1988 Proceedings 38 (1988):
564-569.
[25] Sreenivasan, K K., M Srinath, and A Khotanzad. "Automated Vision System for
Inspection of IC Pads and Bonds." Components, Hybrids, and Manufacturing
Technology 16 (1993): 333-338.

74

[26] Strom, John, and Alan Romreill. Closing the Loop: Incorporation of Sort Floor Data
to Improve Probe Card Performance. Southwest Test Workshop, 3 June 2007,
Applied Precision, LLC.
[27] Taber, Fred, Gavin Gibson, and Jim Ammenheuser. Wafer Probe Roadmap:
Guidance for Wafer Probe R&D Resources. International SEMATECH. Austin,
TX: International SEMATECH, Inc., 2002.
[28] Tada, T, R Takagi, S Nakao, M Hyozo, T Arakawa, K Sawada, and M Ueda. "A
Fine Pitch Probe Technology for VLSI Wafer Testing." Test Conference 1990
Proceedings International 10 (1990): 900-906.
[29] Taiwan Semiconductor 0.18 Micron CL018/CR018 Process. Hsinchu, Taiwan:
Taiwan Semiconductor, 2004.
[30] Technical Bulletins. Salem, MA: Accuprobe, Inc., 2006.
[31] Tran, T A., L Yong, B Williams, S Chen, and A Chen. "Fine Pitch Probing and
Wirebonding and Reliability of Aluminum Capped Copper Bond Pads."
Electronic Components and Technology Conference 50 (2000): 1674-1680.
[32] Virell, Bruce. "Improving Throughput and Accuracy with Membrane Probes."
Evaluation Engineering Feb. 2007.
[33] WaferWoRx® 300 Wafer Probing Process Analysis System. Issaquah, WA: Applied
Precision, LLC, 2006.

75

